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EXECUTIVE SUMMARY 
 The U.S. Navy is investing in the development of a ship power generation and 
utilization architecture that builds on experience in the commercial marine market and 
adapts commercial technology to the military combatant ship application.  This 
architecture is the backbone of the U.S. Navy’s Integrated Power System (IPS) program 
and it is to be implemented in the next generation of combatants designated the DD(X) 
family of ships.  The major aspect of this IPS is the proposed all-electric propulsion drive 
where a large portion of the total electric power generated is converted into an 
appropriate form that can effectively drive large propulsion induction motors. 
 
  Reduction of current waveform harmonics is critical in propulsion systems such 
as IPS.  An all-electric ship’s acoustic signature is related to shaft torque which in turn is 
related to motor current harmonics.  Although all-electric propulsion drives are mature 
systems in the commercial marine industry, commercial converters do not produce the 
desired waveform fidelity that is crucial in a military architecture.   Current waveform 
harmonics can be reduced by controlling a converter with pulse-width modulation 
(PWM) but at high power, PWM switching frequencies are limited to about 1.5 – 2 kHz 
since higher frequencies produce sharp waveform edges that create EMI and motor 
insulation issues.  Another method of reducing current harmonics is to utilize a multi-
level converter topology; a concept whereby the converter topology allows additional 
motor phase voltage levels than with a conventional converter.   The purpose of this 
thesis was to document the design, fabrication and testing of a Cascaded Multi-Level 
Converter (CMLC). 
 
 The CMLC is a circuit comprised of inter-connected power transistors and diodes 
as shown in Figure E-1.  By sequentially changing the level of the circuits DC input 
voltage, the converter produces a quasi-desired AC sinusoidal waveform.  The CMLC 
consists of the following sub-sections/stages:  input DC Link voltage, power unit 
modules, power diodes, and switching circuitry.   The power unit module, shown in 
Figure E-2, consists of the following components:  a gate driver circuit board, a power 
 xii
transistor (IGBT) with accompanying snubber circuit card and heat sink material. The 
gate driver circuit board provides an ‘on’ or ‘off’ gating signal to the IGBT as prescribed 
by the digital logic switching circuitry.       
    
Figure E-1: The Cascaded Multi-Level Converter [From Ref. 3.] 
 
Figure E-2:  The Power Unit Module 
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 The design of the CMLC sections was initiated by a selection of components 
based on the converter specifications shown in Table E-1: 
Table E-1:  CMLC Specifications 
Specification Value 
Input Power 240 V / 10 A 
Input Capacitance Rated 300 V or greater 
Transistor Voltage (Blocking) 1200 V 
Transistor Current (Collector-to-emitter) 25 A 
System Cooling Finned Type Heat Sinks 
 
The construction of the gate driver circuit card, IGBT snubber circuit card, and the power 
supply operational amplifier (power input to the gate driver circuit card) were carried out 
by populating copper-cladded insulation board with the pre-selected components. Post-
construction tests were conducted on the power supply operational amplifier and each 
power unit module prior to the construction of each converter phase. 
 
 Alternate transistor switching techniques are presented in this thesis: the sine- 
triangle pulse width modulation and space vector modulation.   A digital logic switching 
circuit was ultimately implemented to ensure easier troubleshooting of the converter 
hardware during testing.  Advanced Boolean Expression Language (ABEL) software was 
used in the programming of the digital logic circuit devices or programmable logic 
devices (PLDs).   A thorough test of the resultant circuit verified switching signals 
capable of producing a balanced set of three-phase voltages. 
 
 Detailed testing of the CMLC was conducted in the NPS power laboratory.   Each 
CMLC phase was tested at low voltage/low current (40 V zero-to-peak and 0.5 A zero-to-
peak) conditions to ensure for proper operation and then a two-phase test was conducted 
to ensure the digital logic circuit produced properly phased output waveforms.  Figure  
E-3 shows the circuit configuration during the low-voltage testing phase.  A final high 
voltage/high current (200 V zero-to-peak and 2.2 A zero-to-peak) test was then 
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conducted. Figure E-4 is a digital image of the three-phase current output. This testing 
revealed the CMLC operational results were in agreement with expected values. 
 
 This research documented the design, construction and testing a CMLC.    
Possible areas for future CMLC research include analysis of propulsion shaft noise and 
analysis/implementation of various switching techniques. Continued research in this  
dc-ac converter is vital for the future of the U.S. Navy’s next breed of combatant ship 
because CMLC technology offers high power conversion with reduced or eliminated 




    
Figure E-3:  Testing Configuration (Low Voltage/Low Current Condition) 
[From Ref. 6.] 
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A. POWER REQUIREMENTS FOR NEXT GENERATION SHIP 
 With the dissolution of the Soviet Union and the emergence of the war on 
terrorism, the Department of Defense is challenged to both scale back expenditures and   
produce “transformative” technologies.  It has never been more important to develop 
ships and systems that are cost effective, operationally robust and minimally manned.  
Presently, U.S. Navy ships are configured with a varied array of mechanical and 
electrical systems which are independent in nature and in some cases create unnecessary 
redundancy that degrades fuel efficiency.  For example, the Navy’s conventional 
propulsion drive train transfers energy to the drive shafts via a reduction gear; at no time 
during operation is this prime mover “propulsion” energy made available for other ship 
systems.  Both fuel efficiency and manpower requirements represent major factors in the 
Total Operating Cost (TOC) of naval ships and systems.  In order to cut back total 
operating costs, U.S. Navy ship design must dramatically move beyond conservative 
constraints. 
 One major change in ship design surrounds the electrical power system; the U.S. 
Navy is targeting an all-electric ship where all major systems including propulsion, 
aircraft launching and futuristic weapons would be electrically powered [1].  The Navy is 
calling such an arrangement the Integrated Power System (IPS).  Figure 1-1 is a diagram 
of the representative system showing a prime mover and generator set providing power to 
a propulsion motor unit as well a providing power to ship service loads via a power 
conversion module. The IPS would effectively unlock the substantial mechanical power 
originally dedicated only to propulsion and distribute it to other large power consumers 
as necessary. 
 The new architecture for this IPS builds on commercial ship technology that has 
been in place for many years.  The robust and mature commercial marine systems have 
realized significant fuel savings for the shipping industry throughout the world by more 
efficiently loading prime mover engines.   The motivation to proceed with this IPS design 
has many factors: it will reduce the number of prime movers, produce fuel savings, 
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reduce maintenance, allow a reduction in manning and offer a platform that will support 
new technology weapons. 
 
Figure 1-1: General Concept of the Integrated Power System [From Ref. 1.] 
 The IPS must produce higher amounts of power to support all loads including 
future demands.  This need for higher installed power taxes the capability of current 
energy conversion and power delivery systems.  Although high-power systems are 
common in the commercial ship fleet, military requirements make the research and 
design efforts more complex.  Low electrical signatures, non-interference and damage 
tolerances are key factors that must be addressed to make this all-electric concept feasible 
for use in a military architecture.   Specifically, in the propulsion drive portion of IPS, the 
challenge is tapping large amounts of electrical power from a mechanical power source 
and converting that power into the appropriate waveforms that will run an electric 
propulsion motor. The key power conversion issue is the reduction or elimination of 
current-waveform harmonics and, thus, torque harmonics.  Current-waveform harmonics 
at high power levels create noise exceeding military acoustic requirements and 
necessitate inverter de-rating, implying a larger and heavier propulsion unit [1]. 
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B. OVERVIEW OF CURRENT RESEARCH FOR ALL ELECTRIC SHIP 
 This section offers an overview of some of the research currently underway to 
support the realization of IPS in U.S. Navy ships.   Research for the IPS is being fueled 
by the push to move the Navy’s DD(X) program (the future navy warship) from 
chalkboard or view-graph to the actual cutting of steel or the forming of composite 
materials in the shipyard.   The Navy formed two teams consisting of major shipbuilders 
and weapon system contractors and had them compete for the design of the proposed 
DD(X) family of ships.   This method of procurement represents a major change in the 
way the government purchases systems.  Through competition, they endeavor to achieve 
an optimal product while saving design, engineering and research overhead costs.  
 With a major shipbuilding program of this magnitude and scope underway, there 
is much research in progress that supports future systems.  In the area of weapon systems, 
the all-electric rail gun and directed energy weapons are high priority systems. In the area 
of power distribution, the Navy is actively investigating the implementation of a hybrid 
ac and dc zonal distribution system.  No matter what the ship service load is or how it is 
distributed, the IPS architecture must include a high efficiency dc-ac converter and a 
compact yet powerful propulsion motor.    
 A large portion of propulsion motor and dc-ac converter research is being 
conducted at the IPS Land Based Engineering Site (LBES), located at NAVSESS 
Philadelphia, Pennsylvania.  Major components for testing include a 21.6 MW generator, 
a 19 MW propulsion motor and converter and a 2 MW ship service distribution system 
[2]. The prime contractor, Lockheed Martin Ocean Radar and Sensors Division, 
Syracuse, NY, is handling integration and development of the supervisory control system.  
Another team, headed up by Dr. Keith Corzine of the University of Wisconsin, built and 
are currently testing a small proto-type 30-kW multi-level converter.  It is in this latter 
area of research and testing that this thesis research effort is focused.   
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C. THE MULTI-LEVEL CONVERTER VS. THE CASCADED MULTI-
 LEVEL CONVERTER 
 
 Figure 1-2 shows a standard diode-clamped multi-level converter consisting of a 
DC-link voltage (vdc) and capacitors as input for the three-phase bank of power transistors 
which, when sequentially gated ‘on’ and ‘off,’ convert the input voltage into an ac-signal 
for the three-phase inductive load [3].  The use of a multi-level converter is one method 
of reducing current waveform harmonics at high power.  The multi-level converter 
produces more phase voltage levels than a standard dc-ac converter drive.   It is the 
increased number of output voltage levels that leads to improved harmonic content in the 
converter waveforms.  This increase in voltage levels is achieved with a much lower 
semiconductor device switching frequency; therefore there are lower switching losses.  
Multi-level converters produce lower voltage transients (dv/dt) which greatly reduces 
common-mode currents and stresses on motor insulation.    
  
Figure 1-2:  Three-level Multi-Level Converter [From Ref. 3.] 
 Multi-level power conversion has become popular due to the advantages 
described above; however, the primary disadvantage of a multi-level converter is the 
large number of semiconductor devices that are required in its construction.  
Semiconductors themselves are not overly expensive.  It is the gate-driver circuits that 
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operate each transistor that are expensive and make the mechanical layout more 
elaborate.    
 A new type of multi-level converter (MLC), the cascaded multilevel converter, 
has been proposed which is constructed from two multi-level converters [4].  The main 
advantage of the cascaded converter over the standard multi-level converter is that it 
offers more non-redundant switching states per number of active semiconductor devices, 
thereby improving converter performance and decreasing converter costs.   A cascaded 
MLC is illustrated in Figure 1-3 [4].  In this figure, two dc-voltage sources supply the 
upper and lower input capacitors.  The three-phase motor load ground is split-out and the 
three leads are connected to the output phase terminals in the lower level creating a wye-
to-wye topology.     
 
 
Figure 1-3:  A Cascaded Multi-level Converter [From Ref. 4.] 
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D. THESIS GOAL 
 The purpose of this thesis research is to thoroughly document the design, 
development and testing of a reduced-scale prototype cascaded multi-level converter 
(CMLC).    Multi-level conversion is clearly a major research and development 
component in the Navy’s quest to implement IPS.  Completed work and products from 
this thesis will augment the technical resources of the NPS Power Systems Laboratory 
and support future thesis projects directed by NAVSEA 05 resource sponsors.    
 
E. THESIS OVERVIEW  
 Chapter II provides a description of the cascaded multi-level converter and it 
outlines specifications required to select components for the converter.   Chapter III is a 
detailed description of the selection of components.  Chapter IV contains an explanation 
of the design and construction of the converter.  The design and construction of the 
converter’s digital logic controller section is described in Chapter V.  Chapter VI 
documents the testing of the cascaded multi-level converter and Chapter VII provides 
thesis recommendations and conclusions.   The last section consists of appendices 
containing information that supports the technical discussion presented in the chapters.    
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II. CONVERTER DESCRIPTION AND SPECIFICATIONS 
A. PURPOSE 
 This chapter provides a description of the Cascaded Multi-Level Converter 
(CMLC) that is reported on in this thesis. Also, this chapter includes a discussion of the 
specifications for the equipment and systems that are used in the design, development and 
operation of the CMLC. 
 
B. DESCRIPTION OF CMLC 
 In this sub-section, a description of the CMLC is provided.   The purpose of the 
converter is to process a DC voltage signal into an AC voltage signal.  Figure 2-1 shows a 
general overview of the process as required shipboard.   As shown, a source generator 
produces an AC voltage signal.  This signal is then rectified by an ac-dc voltage 
conversion module resulting in a DC-link voltage.   The CMLC Switching Transistor 
section, controlled by switching logic/driver circuit components, takes the DC-link 
voltage and produces a multi-phase AC signal to be utilized to power a multi-phase AC 
load.   
   
 
Figure 2-1:   Overview of DC-AC Conversion Process 
 The CMLC switching transistor network, switching logic and driver circuit 
modules comprise the emphasis of this thesis research. Figure 2-2 shows one leg of a 
three-phase CMLC.   It is a network made up of an upper and lower bank of transistors 
(T1 thru T4 and T1X thru T4X).   The banks are connected to the load at points ‘x’ and ‘xx.’  
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Current may flow from the top rail, through the load, and return via the negative rail of 
Vdc2, or it may flow from the top rail of Vdc2, through the load and return via the negative 
rail of Vdc1. 
 
    
Figure 2-2:  One Leg of the CMLC [From Ref. 3.] 
 The CMLC also consists of input capacitors and diodes necessary to realize the 
additional output voltage levels, labeled D1, D2, D1X and D2X.  The input capacitors 
effectively divide the DC link voltages between nodes j0 and j2 and j0x and j2x into Vdc1 
and Vdc2, respectively. With this DC-link voltage division, the voltage level at each upper 
and lower portion of the converter can be switched to either 0 volts, to one-half the DC-
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link voltage or to the full DC-link voltage level.  Since the output voltage level is dictated 
by  
     ,xs x xxv v v= −        (2.1)  
the CMLC can create nine different voltage combinations as will be shown.  As the 
CMLC is switched between each voltage level, the diodes (D1, D2, D1X and D2X) are 
biased ‘off’ and ‘on’ in a manner that connects the appropriate voltage level to the output 
leg. 
 The CMLC topology adds flexibility to the design for the operator.  By varying 
the DC-link voltage levels to the upper and lower levels of the converter, different 
voltage levels can be achieved.  The maximum amount of voltage levels, for any given 
CMLC, is achieved by making the lower dc voltage (vdc2) a certain percentage of the 
upper dc voltage (vdc1).  This ‘maximum voltage level’ percentage is determined by using 
[4] 
    2 2




v n n n
−= −        (2.2)   
where n1 is the number of levels for the upper converter while 2n  is the number of levels 
for the lower converter.  The converter in Figure 2-2 combines two three-level 
converters, thus the ‘maximum voltage level’ percentage is  
    ( )( )21
3 1 1 .





−= =−  
For any given CMLC, the maximum amount of voltage levels is determined by [4] 
    ( )( )1 2(max) ,nl n n=                    (2.3) 
thus, the maximum number of voltage levels that can be obtained by the CMLC in Figure 
2-2 is 
    ( )( )(max) 3 3 9.nl = =    
 Table 2.1 illustrates the different voltage levels that can be achieved with the 
CMLC.  Sx and Sxx represent the transistor states for each converter.  For example, Sx = 1 
implies that T2 and T3 (Figure 2-2) have been gated whereas Sxx = 2 means that T1x and 
T2x   have been gated. The term ‘E’ is the basic voltage level for the converter; more 
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specifically it is the voltage across one input capacitor of the lower converter. Vx is the 
upper converter voltage level and Vxx is the lower converter voltage level. Vxs is the 
output voltage.  Table 2.1 represents the condition where 1 23dc dcV V=  and 2 2E.dcV =   
 To obtain an ac sine-wave as an output, the transistors on each level of the 
converter must be gated in a sequential manner.   The gating of each transistor must be 
carried out using a gate-driver circuit, which in turn is controlled by a switching logic 
algorithm.   The gate driver and the switching logic method are two critical and complex 
parts of the overall CMLC system.   Figure 2-3 is a block diagram that gives an overview 
of the key elements of the converter design.  It is this system that will be emphasized in 
the ensuing chapters. 
 
Table 2.1:  CMLC Voltage Levels 
 Before specific components and systems can be identified to document the design 
and construction of each section depicted in Figure 2-3, a thorough description of the 
CMLC system specifications must be established.  Figure 2-3 is an overview of the 
CMLC.  A DC-link voltage is generated and then placed across the input terminals of the 
converter.  The input terminals consist of input capacitors and voltage-level diodes which 
Sx Sxx Vx Vxx Vxs Sxs 
0 2 3E−  1E 4E−  0 
0 1 3E−  0E 3E−  1 
0 0 3E−  1E−  2E−  2 
1 2 0E 1E 1E−  3 
1 1 0E 0E 0E 4 
1 0 0E 1E−  1E 5 
2 2 3E 1E 2E 6 
2 1 3E 0E 3E 7 
2 0 3E 1E−  4E 8 
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allow the converter to effectively divide the input DC voltage and develop various 
voltage levels.   A switching logic section controls a gate-driver circuit which controls the 
power transistors thus allowing the input DC voltage be shaped into the desired AC 
waveform that is supplied to the load.      
 
 
Figure 2-3:  Overview of the CMLC System 
C. SPECIFICATIONS 
 The following subsections describe the key specifications for the CMLC: input 
power, input capacitance, power transistor voltages and current capacities0, power 
transistor protection, power source for the gate-driver circuit, the system switching 
frequency and load and system cooling.   
 1. Input Power 
 There are various methods of rectifying the ac from the generator to obtain the dc 
necessary for the input to the propulsion converter; once established, this voltage is 
dubbed the dc-link voltage.  The dc-ac CMLC then utilizes the dc-link as an input and 
provides the load with the necessary phase-shifted variable frequency waveforms.   At 
NPS, a 208 V, 25 A, 3-phase variac, uncontrolled rectifier bridge and 10 mF of filtering 
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capacitance are used to establish the dc-link for the upper level of the CMLC.  The lower 
level of the CMLC is fed by a single-phase, 115 VAC input voltage,   0-240 VDC output 
voltage ‘Powerstat.’   
2. Input Capacitance 
 The CMLC is designed to operate at various switching frequencies while drawing 
current from the dc-link voltage source.  It is crucial to ensure that the input voltage 
source remains at a consistent voltage level during operation.  A bank of series-connected 
capacitors with sufficient capacitance will ensure that the input voltage level remains 
constant, as well as dividing the dc-link voltage to the prescribed number of voltage 
levels.   These capacitors are required to be rated at 300 VDC or greater based on the dc-
link voltage specification described above. 
 
 3.  Power Transistor Voltage and Current Capacities 
 The power transistor that is used for the circuit in this thesis research effort is an 
Insulated Gate Bipolar Transistor (IGBT).  An IGBT is a device that combines the 
features found in a Bipolar Junction Transistor (BJT) and in a Metal-Oxide-
Semiconductor Field Effect Transistor (MOSFET).  BJTs have lower conduction losses 
during the ‘on’ state, especially in devices with larger blocking voltages, but have longer 
switching times, especially at ‘turn-off.’  MOSFETs can be turned ‘on’ and ‘off’ much 
faster, but their on-state conduction losses are larger, especially in devices rated for 
higher blocking voltages [5].  
   
  a. Transistor Voltage 
  The IGBT is operated in two states: the blocking state and the conduction 
state.  Manufacturers of these power transistors rate the IGBT by the amount of voltage 
the transistor can ‘block’ when it is in the blocking state. This voltage is measured across 
the collector and emitter nodes and it is labeled .ceV  A review of the IGBTs available 
revealed transistors with ceV voltages rated at 1200 V in small chip form and in large 
package types.  Therefore, the blocking state voltage requirement was not a restrictive 
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design or budget factor, instead it is the current rating through the device that determined 
the frame-size utilized for the converter design. 
  b. Transistor Current 
  The most critical design specification for the IGBT is the collector-to-
emitter current.   It is this specification that relates directly to the packaging type and size 
of the device.  Transistors with a low current rating are in chip form while transistors 
rated for large currents (300 to 600 A) are packaged as large blocks of semiconductor 
material with large heat sink areas and heavy duty connectors.   In the interest of budget, 
the specification set for the collector-to-emitter current of the device was 25 A.  
 
            4.  Power Transistor Protection 
 Power semiconductor transistors are subject to the problem of over-voltage during 
the switching on and switching off of the device. A common solution that mitigates this 
problem is the installation of resistor-capacitor-diode (RCD) snubber circuit [6].   
Transient over-voltages are addressed by diversion of the energy in the stray inductance 
to the snubber capacitor during turn-off; the snubber circuit does not address static over-
voltages.  However, it was found through laboratory tests that static over-voltages were 
minor compared to transient over-voltages.  The snubber capacitor size is based on the 
energy stored in the stray inductance; the snubber resistor is sized by considering the 
narrowest pulse in the PWM algorithm and the snubber diode must be a fast type with 
soft recovery.  
 
 5. System Switching Frequency and Load 
 The load that the CLMC will drive during operational testing will mimic the 
steady-state characteristics of an induction motor.  In order to achieve this simulation, a 
large inductor in series with a bank of resistors was utilized.   The inductor and the 
switching frequency determine the impedance of the load as well as govern the phase 
angle of the output current.  The relationships between inductance (L) and the switching 
frequency (f) are [7] 
     2 ,X fLπ=      (2-4) 
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 6. Power Source for the Gate Driver Circuit 
 A specification for the power source that drives the transistor gate driver circuit is 
that it must be completely isolated from the rest of the circuit in order to avoid a ground 
fault during the operation of the converter.   A review of the available gate driver circuits 
with independent power supplies revealed many capable designs; however, the 
prohibitive costs of each precluded their application in this project.   
  
 7. System Cooling 
 The heat generated by each component in the CMLC is dependent on the current 
that the device is carrying.  The specification of 25 A for the transistor collector-to- 
emitter current allowed the procurement of all circuit devices in chip form.   This in turn 
set the requirement for heat sink material to be the “finned” metal type capable of being 
affixed to the heat sink area of each device frame.  
 
D. SUMMARY 
 This chapter described the purpose and operation of the CMLC.   Also, 
specifications were set for all the systems and components that are used in the design and 
operation of the CLMC.   Identifying the specifications was a crucial step towards the 
design of the converter and recognizing what components were needed to be procured.  
The next chapter documents in detail the design considerations and the selection of 
components for the converter.  
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III. COMPONENT SELECTION 
A. PURPOSE 
 The purpose of this chapter is to document the component selection for the design 
and building of the CMLC circuit.   
  
B. COMPONENT SELECTION FOR THE CONVERTER SECTION 
 The following sub-section describes the component selection of the input-voltage 
capacitors, the voltage-level diodes, the IGBT and the protective snubber circuit and the 
resistor-inductor load.   Figure 3-1 shows the upper level of the CMLC provided to 
enhance the description of this component selection. 
 
 
Figure 3-1:   Upper Level of the CMLC 
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 1. Input Voltage Capacitor 
 As discussed in Chapter II, the input voltage to the converter requires substantial 
capacitance to divide the dc-link voltage into the prescribed number of voltage levels and 
to ensure the voltage level remains constant during operation.  The capacitor chosen for 
this role was the Mallory Type-CGH Computer-Grade capacitor.  These capacitors are 
rated at 1000 µF , 450 VDC, and have a high ripple current capability.    
 
 2. Voltage Level Diodes 
 High-voltage power diodes are required for the converter to switch 
instantaneously through its available voltage levels and maintain the proper voltage level 
prescribed during transistor sequencing.  The POWEREX Fast-Recovery Single-Module 
diode was selected.   This device, rated at 50 A of forward current and a maximum 
reverse voltage of 1200 V, meets the requirements and specifications set in Chapter II.  
The diode is pictured below in Figure 3-2 and the device’s specification sheet is included 
in Appendix A. 
     
Figure 3-2:  The POWEREX Fast Recovery Diode [From Ref. 13.] 
 3. IGBT 
 The selection of the IGBT was mainly budget driven.  The relatively low cost 
International Rectifier IRG4PH50KD IGBT was selected.  The IRG4PH50KD IGBT is 
constructed with an ultra-fast soft recovery diode.  The device is rated at VCES = 1200 V 
and VGE = 15 V. For operation in the on-state, the collector current is rated at 24 A.  Most 
importantly, the IGBT combines low conduction losses with high switching speeds.  The 
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‘Turn Off Delay’ time is 140 ns and the ‘Turn On Delay’ time is 67 ns.  These ratings 
fully support the specification limits addressed in Chapter II.   
 
 4. IGBT Snubber Circuit 
 As discussed in Chapter II, the IGBT requires protection from transient over-
voltages induced by stray inductance.  An RCD snubber circuit, Figure (3-3), was 
designed and built to perform this protective function.  The key circuit parameter that is 
needed for calculating the values of the snubber circuit components is the stray 
inductance.  A typical value of stray inductance is approximately 100 nH [1].  
 
Figure 3-3:  RCD Snubber Circuit 
 
 Equating the energy of the snubber capacitor to the stray inductance and solving for 
C results in  





 =          (3-1) 
 In Equation 3-1, I is the peak current in the IGBT and V is the desired voltage after  
turn-off. Expected maximum values for I and V are 25 A and 60 V, respectively.  With 
these values,  0.01736C =  µF.  Therefore a 0.018 µF, 630 V, polypropylene capacitor 
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was selected as the snubber capacitor.  The next step was the calculation of the snubber 
resistor value.   The entering argument for this calculation is the determination of the 
smallest time value between transistor turn-off and turn-on.   A conservative value of 
min 1t = µs was chosen.  The equation for the resistor value is  




=      (3-2) 
 Using Equation 3-2, the required value of R is 10 Ω [5].     
 The power requirement for the resistor is found by using [5] 
     21 .
2s sw
P CV f=       (3-3) 
At a high switching frequency of 20 kHz, the power rating of the resistor should be 11.2 
W or higher.   Due to load constraints, the actual switching frequency of the CMLC is 
approximately 225 Hz.  Therefore, the resistor chosen for the circuit, a 10-ohm, 25-watt 
device is a conservative choice.    
 The requirement for a fast type with soft recovery diode was fulfilled using the 
International Rectifier HEXFRED HFA25PB60 ultra-fast, soft recovery diode.  
   
 5. Load Resistor/Inductor 
 The combination resistor and inductor unit for the load is comprised of NPS 
Power Laboratory components.  The lab is equipped with inductors rated at 42.5 mH and 
10 A.  Also available is a resistor unit rated at 115 V or 230 V with resistance values 
ranging from 29 ohms to 174 ohms (dependent on voltage source).  The switching 
frequency determines the amount of resistance and inductance used during the testing 
phase.  Also the 10 A rating of the available inductor sets the limit of total current in the 
circuit, unless other inductors are placed in the load in parallel.  
 
C. COMPONENT SELECTION FOR THE IGBT GATE DRIVER CIRCUIT 
 This sub-section describes the selection of components for the gate driver circuit: 
namely the power supply operational amplifier, the gate driver chip and its supporting 




Figure 3-4:  Diagram for Gate Driver Circuit Component Selection 
 1. Power Supply Op-Amp 
 The voltage signal needed for the input of each gate driver circuit card requires a 
waveform generator that can provide an output current of 7.5 A.   The NPS Power 
Laboratory is equipped with a TEXTRONIX CFG-280 function generator that can 
produce a sine, square or saw-tooth wave at a frequency ranging from 1 Hz to 11 MHz.  
However, it cannot support a 7.5 A output current.  An operational amplifier was required 
in order to boost this signal and be robust enough to handle the large current draw.   
 The National Semiconductor LM12CL 80W Operational Amplifier  
(Op-Amp) was chosen for this purpose.  The LM12CL is capable of driving ± 25 V at  
  ± 10 A while operating from a ± 30 V supply.   The power bandwidth of the device is  
60 kHz.   The output from this Op-Amp will provide input into the Gate Driver Circuit 
card. 
 
 2. Components for the Gate Driver Circuit Card 
 
  a. Transformer 
  In order to make each IGBT an independent floating switch (and avoid 
multiple ground loops), a high frequency (HF) transformer was utilized for galvanic 
isolation.   Each IGBT requires a gate-circuit dc power source that is physically 
connected to the emitter of the IGBT.  Although the source does not need to be highly 
regulated, it must not exceed the maximum allowable gate voltage (15 V) for the chosen 
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IGBT. At NPS, a central HF ac source was used to distribute power to the primary side of 
multiple transformers with very low primary-to-secondary coupling capacitance.  
  The transformer chosen was the MagneTek SwitchMode/High Frequency 
Gate Drive Transformer (GDE25-2).  It is rated with a turns-ratio of 1:1, a maximum 
leakage of 2.5 µH and a minimum inductance of 0.68 mH.   The technical sheet for this 
single- input, double-output transformer is included in Appendix A.  
 
  b. Decoupling Capacitor 
  In order to eliminate the DC signal from the input to the transformer, a 
decoupling capacitor is required.  The Panasonic 1.0 µF, 50-volt, Stacked Metallized-
Film capacitor was chosen for this purpose.     
 
  c. Full Wave Bridge Rectifier 
  The rectification of the transformer AC output signal to positive and 
negative DC voltage levels was achieved with the use of a full-wave-bridge-rectifier 
(FWBR) configuration.  The 1N4148 Rectifier Diode was selected for use in the design 
of the FWBR.   It is a 500 mW, 100-volt, silicon-epitaxial diode with a reverse recovery 
time of 4 ns.    
 
  d. Opto-coupled Gate Driver Chip 
  The TOSHIBA TLP-250 was selected for the gate driving circuit for the 
International Rectifier IGBT.   This device consists of a Gallium-Aluminum-Arsenide 
light emitting diode and an integrated photo-detector.   It is an 8-pin device and a diagram 
of component is shown below in Figure 3-5.  Its recommended operating conditions 
include an input current of 8 mA and a supply voltage of ± 15 V.  
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Figure 3-5:  Schematic of Opto-Coupled Gate Driver Chip [From Ref. 11.] 
   1.  Gate Driver Capacitor. A requirement for the input side of the 
gate driver chip is the placement of a 1.0 µF capacitor across the positive and negative 
voltage input leads.  The Panasonic 1.0 µF, 50-volt, Ceramic Multi-layer, Radial-Leaded 
capacitor was chosen for this function. 
 
   2.   Gate Driver Chip Output Resistor.  The current rating from the 
output of the gate driver to the gate of the transistor is ± 0.5 amps.  A 5-ohm resistor is 
required to achieve this current rating.      
 
   3.   Gate Driver Chip Input Resistor.  The input signal to the gate 
driver chip should operate at 10 mA.  With a 5-volt input signal coming from the logic 
section, and a 1.6 -volt rating across the input diode of the driver, a 360-ohm resistor is 




 This chapter focused on the selection of components required for the design and 
development of the converter and for the gate driver circuit needed to drive the 
converter’s IGBT network.   The following chapter provides a description of the 
converter, gate driver and op-amp power supply circuits that were designed and built for 
operation. 
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IV.   DESIGN/CONSTRUCTION OF CONVERTER POWER UNIT AND 
CASCADED MULTI-LEVEL CONVERTER 
 
A. PURPOSE 
 This chapter contains a description of the design and construction process of the 
Cascaded Multi-Level Converter (CMLC).   The overall CMLC design consists of 
twenty-four inter-connected, individual ‘power’ units.  A power unit is a standardized 
module that includes an IGBT and heat sink platform with a snubber circuit card and a 
gate-driver circuit card.  The following sub-sections describe, in detail, the power supply 
op-amp, each section of this power unit and the design and construction of the CMLC.    
        
B. DESIGN OF THE POWER SUPPLY OPERATIONAL AMPLIFIER   
 Each gate-driver power circuit in the converter circuit requires a 30-volt, 20 kHz 
input sine wave.   The TEXTRONIX 11 MHz Function Generator, available in the NPS 
Power Laboratory, has a maximum output of 10 V.  Therefore, it is not capable of 
meeting the 30 V requirement, nor is it capable of providing the total current drawn from 
each gate-driver power circuit.  
 An operational amplifier circuit is required to amplify the function generator 
output. The National Semiconductor LM12CL 80W Operational Amplifier was procured 
to perform this function.    Figure 4-1 shows the manufacturer’s recommended schematic 
for the Op-Amp for configuration as an audio amplifier.    
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   Figure 4-1: LM12CL Op-Amp Schematic [From Ref. 12.] 
 
The dc-gain of the audio amplifier is ‘4’ as determined by 









= + ≈ + ≈      (4-1) 
 This dc-gain is sufficient to achieve the amplification of the function generator output to 
the 30-volt requirement.  
     The frequency response of the amplifier design was verified using MATLAB’s 
built-in bode-plot analysis software.  Appendix B-1 is the MATLAB Code written for 
this analysis.   The results of the Bode plot, Figure 4-2, obtained from the ac-gain 
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shows the audio amplifier providing sufficient gain throughout the planned operating 
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Figure 4-2: Frequency Response of Op-Amp Circuit 
 
 It was determined that the components recommended by the manufacturer to 
build the op-amp circuit were sufficient; however, in addition to the schematic, the 
application of a heat sink for the Op-Amp was determined to be necessary.   The use of  
Wakefield Engineering Type 341K heat sinks properly drilled to allow the op-amp leads 
to connect to the supporting circuit allows for the effective cooling of the amplifier.    
C. DESIGN OF IGBT GATE DRIVER POWER CIRCUIT 
 The centerpiece of the gate driver circuit is the opto-coupler gate driver chip.  The 
chip requires ± 15 V of supply voltage and a digital input voltage (0 or 5 V) to produce 
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the needed output signal to the IGBT gate circuit.   The ± 15 V will be obtained by 
feeding the Power Supply Op-Amp’s 30 V, 20 kHz sine-wave through the 1:1 Dual 
Output Transformer and then through a full wave bridge rectifier.   
 Figure 4-3 shows the configuration of the transformer and the rectifier diodes that 
provides an output of ± 15 V.   The dual outputs of the transformer are connected in 
series, making the common connection point the system ground.  This allows the positive 
portion of the 30 V sine-wave to feed into the top half of the FWBR and the negative  
portion of the sine wave to feed into the bottom half of the FWBR.  To ensure any dc 
offset is eliminated from the input signal, 1.0 µF capacitors were placed in series with the 
positive and negative input leads of the transformer. 
 
   
Figure 4-3:  Diagram of Transformer and Full Wave Bridge Rectifier 
 Figure 4-4 shows the pin configuration of the opto-coupled gate driver chip or, 
simply, the opto-coupler.   The positive 15 V signal connects to pin 8 and the negative  
15 V signal connects to pin 5.  The digital signal input is connected across pins 2 and 3.   
The output signal from the chip, the signal that controls the IGBT gate, connects to the 
IGBT from pin 7 and through a 5-ohm resistor. 
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 Figure 4-4:  Pin Configuration for Opto-Coupled Gate Driver Chip [From 
Ref. 12.] 
 
 The digital input signal to the gate driver chip must be isolated from the rest of the 
gate driver circuit and the converter circuit.  More importantly, the input signal voltage 
must be diode-clamped to match the voltage drop caused by the opto-coupler’s input 
diode.  This is accomplished by a series connection of two rectifier diodes placed across 
the positive and negative leads of the input.  To limit the input current into the gate-driver 
chip to 10 mA, a 360 Ω resistor, was introduced.   Figure 4-5 is a sketch of the complete 
gate-driver circuit including the decoupling capacitors.  
 
Figure 4-5: Gate Driver Circuit 
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D. DESIGN OF IGBT/SNUBBER CIRCUIT CARD 
 The IGBT and the snubber circuit carry a large current during the operation of the 
converter.  An important aspect for the design of the IGBT and snubber circuit tandem is 
the effective heat removal for the IGBT and the snubber circuit diode and resistor.   For 
this circuit, the IGBT will be mounted flush onto the Wakefield Engineering Type 641K 
heat sink with the leads pointing out over the edge of the sink.  The transistor positioned 
in this manner, as shown in Figure 4-6, will allow the snubber circuit be connected to the 
IGBT and away from its heat sink.    
    
Figure 4-6: IGBT Mounted to Heat Sink 
Figure 4-7 (previously shown in Chapter III) shows the proper layout of the snubber 
capacitor, resistor and diode.   Not shown is the required protection for the IGBT gate 
from static discharge.   The final design includes a cathode-to-cathode zener diode 
tandem connecting the gate with the emitter and circuit ground protecting the transistor. 
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Figure 4-7:  RCD Snubber Circuit 
E. DISCUSSION OF CIRCUIT CONSTRUCTION MATERIAL 
 The platform for each circuit board is copper clad insulator material.  This 
material is used in industry for circuit board design and is usually processed using a 
CAD-CAM system which cuts copper pathways and drills holes for components with 
precision.   In the interest of budget constraints, all circuit boards processed for this thesis 
work were created with a hand held manual drilling tool.  Another technique used to 
develop copper pathways between nodes was the gluing of copper clad insulator board 
“strips” to the circuit board surface.   This particular technique greatly simplified the 
building process by minimizing the amount of hand-held drilling required.  All 
components were soldered to the circuit board material using tin alloy solder.  
 
F. BUILD OF POWER SUPPLY OPERATIONAL AMPLIFIER 
 The first module built was the Power Supply Operational Amplifier.  Figure 4-8 
displays the template used to layout the circuit board.  The following list is a description 
of the symbols used for this template and all following circuit templates: 
-- Solid lines (including some with hash marks) indicate copper clad strips 
glued to circuit board. 
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-- Dotted lines indicate copper pathways formed using hand-held tool. 
-- ‘x’ indicates soldering points.  
-- ‘o’ indicate drilled holes for components. 
   
Figure 4-8:  Circuit Board for Power Supply Operational Amp 
This circuit board, once constructed, was attached to the op-amp and two heat sinks by 
soldering the op-amp leads where they passed through the circuit board.   Figure 4-9 
shows the front view of the built circuit.   Figure 4-10 shows the op-amp and the heat 
sinks.   
    
Figure 4-9:  Power Supply Op-Amp Circuit (Front) 
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Figure 4-10: Power Supply Op-Amp Circuit (Back) 
G. BUILD OF IGBT GATE DRIVER CHIP POWER CIRCUIT 
 The most complex circuit to build was the gate driver circuit.   This was a 
complex design and build due to the amount of and the size of the parts used for this 
circuit board.  Components used were:  1 transformer, 1 gate-driver chip, 6 rectifier 
diodes, 5 capacitors, 2 resistors, 4 connectors, and 9 strips of copper clad.   The major 
challenge for this circuit board was the positioning of the transformer and the gate driver 
chip.   The transformer’s bulky size (1.5 inches by 1.5 inches) was the reason for the 
device being mounted to the underside of the circuit board with the leads passing through 
to the top surface.  The gate driver chip was turned up-side down and glued to the circuit 
board top surface allowing the leads to be exposed for the soldering of the required input 




Figure 4-11:  Gate Driver Circuit Board Template 
 
Figure 4-12 is a digital image of one constructed gate-driver circuit board.  Figure 4-13 is 
the bottom view showing the transformer and the input and output connectors.  
 
 
    
Figure 4-13:  Gate Driver Circuit Board (Top View) 
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Figure 4-13: Bottom View of Gate Driver Circuit Board 
 In Figure 4-13, the blue connector on the right hand side is the input terminals for 
the 20 kHz power supply and the top blue connector is where the board connects to the 
IGBT gate and to system ground.   
 
H. BUILD OF IGBT SNUBBER CIRCUIT CARD 
 The construction of the IGBT snubber circuit card involved the soldering of five 
components.  The challenge with this circuit was the placement of the diode, resistor and 
capacitor.  To ensure the snubber circuit operates effectively and in an optimal manner, 
the distance between the diode, resistor and capacitor leads must be minimized to within 
a few millimeters.   This requirement made the soldering of these components a tedious 
task.    Figure 4-14 is the template used to build the snubber circuit card.   
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Figure 4-14:  Snubber Circuit Card Template 
 Figure 4-15 is a digital image of a completed snubber circuit card.  This figure 
shows the diode and the resistor with their aluminum-strip heat sinks attached.  Figure  
4-16 is the side view of a completed snubber card.   At this angle, the connectors are 
visible.  The black connector is where the IGBT leads connects to the circuit card and the 
green connector is where the IGBT gate and emitter (ground) connects to the gate driver 
circuit card.  
    
Figure 4-15: IGBT Snubber Circuit Card (Top View) 
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Figure 4-16:  Side View of IGBT Snubber Circuit Card 
I. THE CMLC POWER UNIT 
 Each constructed IGBT and heat sink module, gate-driver circuit card and snubber 
circuit card were assembled to form the CMLC power unit.  Figure 4-17 is a digital 
image depicting the CMLC power unit.  The gate-driver circuit card was elevated above 
the surface of the IGBT heat sink using two metal posts with plastic nuts.  This design 
allowed for the gate-driver circuit card to be far enough away from the heat generated by 
the IGBT during operation while keeping the length of wire between the card and the 
IGBT gate as short as possible.   
    
Figure 4-17:  The CMLC Power Unit 
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J. DESIGN/CONSTRUCTION OF CASCADED MULTI-LEVEL 
 CONVERTER (CMLC)  
 Twenty-four power units were constructed for use in configuring a three-phase 
cascaded multi-level converter (each phase consisting of eight power units).   These 
power units were connected together, to clamping power diodes, using flat-bar copper 
pieces cut and drilled and then bolted to pre-drilled holes on the snubber circuit card and 
on the diodes.  The entire phase configuration was then attached to a vertical wooden 
structure.   The circuit configuration was made vertical to allow for easier reconfiguration 
of power units and troubleshooting of the circuit during testing of the CMLC. Figure 4-18 
is digital image showing a completed phase of the CMLC.   
     
Figure 4-18:  One Phase of the CMLC 
K. SUMMARY 
 This chapter documented the design and construction of the power supply 
operational amplifier, the power unit and its associated circuit cards and finally the 
cascaded multi-level converter.   The next chapter contains a description of the design 
and construction of the digital logic section that controls the switching of the CMLC’s 




V. DIGITAL LOGIC CONTROL OF CMLC 
A. PURPOSE 
 This chapter documents the design and formulation of the digital logic control 
circuit which executes the switching of the CMLC transistors.  Some prominent 
alternative switching techniques are briefly discussed.    
 
B. DESCRIPTION/BACKGROUND OF CMLC SWITCHING TECHNIQUES   
 One technique that may be used to control the gating of a three-level converter is 
sine-triangle pulse-width-modulation (STPWM).   The concept of STPWM involves the 
production of a sinusoidal output voltage waveform at a desired frequency by comparing 
a sinusoidal control signal, set at the desired frequency, with a triangular waveform.  
Figure 5-1 provides a graphical representation of this concept. 
 
  
Figure 5-1:  Sine-Triangle Pulse Width Modulation [From Ref. 5.] 
In Figure 5-1 [5], the upper graph shows the sinusoidal control waveform (vcontrol) and the 
triangle waveform (vtri) for one phase of a three-level converter.   The important aspect of 
this technique is the intersection of the sinusoid and the triangle waveforms.  During 
operation, when an intersection is detected, the corresponding converter transistors are 
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gated ‘on’ or ‘off’ depending on whether vcontrol is greater than or less than vtri.  This 
‘intersection detection’ gating is shown in the lower portion of Figure 5-1.     
 The major advantages of using STPWM are that the harmonics are significantly 
reduced and the fundamental frequency is controlled.  When the carrier frequency 
(vcontrol) is much greater than the modulating frequency (vtri), harmonics are generated 
along the high end of the frequency spectrum and thus away from the desired 
fundamental frequency (in most practical cases, 60 Hz).  The major disadvantages of this 
method are that the modulating signals must be generated and the intersection of these 
signals monitored. 
 Another technique that may be used for transistor gating is the Space Vector 
Modulation (SVM) technique. The SVM method involves the transformation of each 
converter state (all three phases) into a single point on a q-d stationary frame.  This 
transformation is executed by using the following equation (5-1). 













    =  −       
                             (5-1) 
Figure 5-2 is a representation of a four-level converter q-d stationary frame and the 
possible converter states are represented as black dots. 
                                        
Figure 5-2:   Space Vector Modulation for the Four-Level Converter [From Ref. 4.] 
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In Figure 5-2, the circular trace, with the equally spaced small black circles, represents a 
desired balanced set of output voltages and is called the reference trajectory; the number 
of black circles determines the switching frequency of the converter. Although the path 
could be arbitrary, a circular reference trajectory is chosen in the q-d plane since it results 
in balanced three-phase sinusoidal voltages in the time domain.   The SVM technique 
attempts to synthesize the reference trajectory by averaging the amount of time spent at 
the three nearest states of each reference trajectory dot.     
 SVM allows for the utilization of more of the bus or dc-link voltage and it lowers 
commutation losses [3, 4, 8].   SVM is a method of choice to control modern power 
electronics circuits.   This technique was considered for use in this thesis circuit; 
however, the time needed to build the controller due to its complex design forced an 
alternative method to be chosen.   
 The digital logic design method used for this project is a simple, straightforward 
method chosen to ensure that the converter was controlled with a hard-wired state 
sequencer that would minimize the testing of the controller itself and optimize the testing 
of the CMLC.   
 
C. FORMULATION OF DIGITAL LOGIC CONTROL ALGORITHM FOR 
 CMLC 
 
 The CMLC designed in this project was configured to operate at nine different 
voltage levels from 4E−  volts to +4E volts (where E is the standard DC voltage 
increment of the CMLC).  The first step in the design of the logic was the digitization of 
a sine-wave into nine different levels throughout an index integer range of 0 to 35.    
 For this process, an index range of 36 was selected in order to achieve a digital 
system requiring a clock that sequences through no more than a six-digit number system.  
Sub-dividing the sine-wave with a larger index range would definitely enhance the 
resolution of the wave pattern; however, a larger index range will require a more 
expensive and more complex digital circuit.   A higher resolution sine-wave is desirable; 
however, the additional effort would bring this thesis work beyond the scope originally 
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specified.  The introduction of a more complex converter controller is discussed later as 
potential follow-on work in this area.    
 The equation that was used to accomplish the digitization of the sine-wave is 
 ( )INT 4 4 sin index 0.5 .
18
π   − +            (5-2) 
 The equation was implemented in an EXCEL spreadsheet function where the INT 
command ensures that the results are integers and index = {0:35}.   The results are 
presented in Table 5-1 and then graphically displayed in Figure 5-3. 
 
 Index Volt Index Volt Index Volt Index Volt Index Volt 
0 4 8 0 16 3 24 7 32 7 
1 3 9 0 17 3 25 8 33 6 
2 3 10 0 18 4 26 8 34 5 
3 2 11 0 19 5 27 8 35 5 
4 1 12 1 20 5 28 8   
5 1 13 1 21 6 29 8   
6 1 14 1 22 7 30 7   
7 0 15 2 23 7 31 7   
Table 5-1:  Digitized Sine-Wave Voltage Levels 
 
 
Figure 5-3:  Digitized Sinusoidal Waveform 
 Once the sine-wave was digitized, a digital counter was designed.  Using the same 
index range {0:35}, a six-digit counter was constructed.   An important design parameter 
of the desired digital counter is the ability to avoid certain transistor sequences that would 
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put the converter in an unsafe condition (e.g., all phase A transistors fired at once causing 
a short).   To ensure unsafe converter conditions were avoided, the use of two grey-scale 
counters was introduced into the design. A grey-scale counter simply counts through a 
pre-programmed sequence and it does so in such a manner that only one bit changes each 
time it sequences [9].    
 As mentioned above, the grey-scale counter sequence is purposely void of unsafe 
and unnecessary configurations.   In this case, the two conditions are 000 and 111.    The 
counter sequence of each counter was programmed as follows:  
001 011 010 110 100 101.→ → → → →  
The combined grey-scale counters will then sequence from 001001 to 101101 and never 
exhibit an unsafe or unnecessary sequence.  Table 5-2 displays the entire sequence and 
shows the configuration or voltage level of the transistor at each sequence index.  As the 
digital counter counts through the sequence, displayed in Table 5-2, it signals the digital 
logic section which outputs the appropriate phase configuration based on the digital 
counter signal that is received.   This phase configuration digital logic section is a  
four-digit output sent to the eight transistors that comprises each phase.   
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Counter # Phase A Phase B Phase C Index
001001 01100110 11000110 00110110 0 
001011 01101100 11000011 00110110 1 
001010 01101100 11000011 00110110 2 
001110 00110011 11000011 00110011 3 
001100 00110110 11000011 01101100 4 
001101 00110110 11000011 01101100 5 
011001 00110110 11000110 01100110 6 
011011 00111100 11000110 01100011 7 
011010 00111100 11000110 01100011 8 
011110 00111100 11000011 11001100 9 
011100 00111100 01100011 11000110 10 
011101 00111100 01100011 11000110 11 
010001 00110110 01100110 11000110 12 
010011 00110110 01101100 11000011 13 
010010 00110110 01101100 11000011 14 
010110 00110011 00110011 11000011 15 
010100 01101100 00110110 11000011 16 
010101 01101100 00110110 11000011 17 
110001 01100110 00110110 11000110 18 
110011 01100011 00111100 11000110 19 
110010 01100011 00111100 11000110 20 
110110 11001100 00111100 11000011 21 
110100 11000110 00111100 01100011 22 
110101 11000110 00111100 01100011 23 
100001 11000110 00110110 01100110 24 
100011 11000011 00110110 01101100 25 
100010 11000011 00110110 01101100 26 
100110 11000011 00110011 00110011 27 
100100 11000011 01101100 00110110 28 
100101 11000011 01101100 00110110 29 
101001 11000110 01100110 00110110 30 
101011 11000110 01100011 00111100 31 
101010 11000110 01100011 00111100 32 
101110 11000011 11001100 00111100 33 
101100 01100011 11000110 00111100 34 
101101 01100011 11000110 00111100 35 
Table 5-2:  Digital Logic Sequence for Three-Phase Converter 
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 It was conveniently discovered while researching the cascaded multi-level 
converter that, during operation, the transistors required a complementary logic sequence.  
Referring to Figure 5-4, the complementary transistor pairs are:  T1 and T3, T2 and T4, T1X 
and T3X, and T2X and T4X.   Therefore, one half of the phase transistors require direct 
input from this digital logic section, whereas the other half of the transistors requires the 
inverted version of the signal.   
   
    
Figure 5-4:  One Phase of CMLC [From Ref. 3.] 
 D. PROGRAMMING OF PLD CHIPS 
 Advanced Boolean Expression Language (ABEL) software was used to program 
the counters and the converter configuration states.  Appendices B-1, B-2, and B-3 
contain the ABEL code for phases A, B and C of the CMLC.  A default condition was 
included for each phase.  Even though a safe-guard was added with the use of grey-scale 
counter, further precaution was taken by making all possible bad or unneeded CLMC 
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states (000 and 111) be assigned a default configuration of “0101” which automatically 
switches the circuit to the ground state.   
 Once the code was verified through the use of the ABEL test vector module, the 
software was loaded into the Progammable-Logic Device Progamming system.  The PLD 
components used were the 20-pin, P18CV8 chips.   One PLD was programmed as the 
digital counter and three PLDs were programmed as the Phase A, B and C chips 
containing the proper converter configuration information needed to produce the desired 
sine-wave for each phase. 
 
E. DESIGN AND BUILD OF THE DIGITAL LOGIC CIRCUIT  
 The digital-logic circuit was constructed on a PB-503 “proto-board” which 
provides TTL Signal Generator (clock), ground and 5 V signals needed to power each 
device.   Figure 5-5 shows the circuit for one phase. The TTL Signal Generator (variable 
frequency) inputs into the six-digit digital counter (two grey-scale counters).  The output 
from the counter feeds into the Phase PLD.    The four-digit output of the Phase PLD is 
the signal that is sent to the input of each gate driver circuit card opto-coupler which in  
turn gates the accompanying IGBT.   As discussed in sub-section C, four transistors 
receive the direct output (T1, T2, T1X, T2X) from the Phase PLD and the other four 
transistors receive an inverted version of the output ( T1, T2 , T1X ,  T2X ) via an 
inverter chip.     
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Figure 5-5: Digital Logic Circuit for One Converter Phase 
F. TESTING OF DIGITAL LOGIC CIRCUIT 
 The digital logic circuit, shown in Figure 5-5, was tested prior to its installment 
into the overall converter circuit. The frequency of the TTL Signal Generator was 
decreased to 1 Hz and with the output of the Phase PLD diverted to a bank of LEDs. 
Each converter configuration was verified as the circuit sequenced from indices 0 to 35.   
Each Phase PLD was tested and all sequences were verified as accurate.   
  
G. SUMMARY 
 This chapter presented a broad overview of the alternative techniques used to 
control modern power electronic circuits and then the design, implementation and testing 
of a digital logic controller was described.  The next chapter, Chapter VI, documents the 
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VI. TESTING OF CMLC 
 
A. PURPOSE 
 The purpose of this chapter is the documentation of all test results conducted on 
the Cascaded Multi-Level Converter (CMLC).  All testing was accomplished at the NPS 
Power Laboratory with available lab equipment. 
 
B. BACKGROUND 
 Prior to the final assembly of the CMLC, each of the following circuits/modules 
were tested: 
• Power Unit module, 
• Operational Amplifier Power Supply, and 
• Digital Logic Switching Circuit. 
 
 Each power unit module (discussed in Chapter IV) was given a post-construction 
test. The test circuit, shown in Figure 6-1, consisted of a resistor load placed in series 
with a 5-VDC voltage source, a function generator and a differential amplifier probe and 
oscilloscope measuring configuration.   The IGBT of the power unit was placed in series 
with the resistor and dc voltage source, and a 10 kHz, 5-volt square-wave, provided by 
the function generator, was connected to the input of the opto-coupler device.   The 
differential amplifier probes were place across the IGBT collector and emitter.   The 
power unit module was deemed satisfactory when the IGBT generated a 10 kHz, 5-volt 
square-wave pattern.   
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Figure 6-1:  Power Unit Module Test Circuit 
 The operational amplifier power supply was first tested with one bank of eight 
interconnected power unit modules as the power supply load.   The test was satisfactory.  
The 20 kHz, 30 VAC peak-to-peak voltage output from the power supply appeared across 
the input of each power unit module and there was no distortion detected.   The final 
testing involved the operational amplifier connected to all of the 24 power unit modules 
that make up the three phases of the CMLC.   In this configuration, the voltage output 
suffered a resonance effect causing the output magnitude to pulse between 30 VAC peak-
to-peak and 0 volts.  This problem was corrected by adjusting the function generator 
output waveform from 20 kHz to 40 kHz.  At 40 kHz, the operational amplifier provided 
a steady 30 VAC peak-to-peak voltage output.        
 The digital logic switching circuit test was discussed in Chapter V.  Additional 
testing involving this circuit was conducted to verify that all three phase programmable 
logic devices operated correctly.  
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C. TESTING     
 The following tests were conducted on the CMLC: 
• Single phase – low voltage/low current, 
• Two phases – low voltage/low current, and 
• Three phases – high voltage/high current. 
The tests were conducted in order, as listed above, to ensure that each phase segment of 
the converter operated correctly and to ensure that all phase segments operated in the 
proper phase sequence in a low-voltage, low-current condition, prior to operating the 
entire converter in a three-phase, high-voltage, high-current condition.   Table 6-1 lists 
the equipment used to conduct all testing events. 
   
Table 6.1:  Test Equipment List 
 
Equipment Parameters Manufacturer Part or Model  Number 
Oscilloscope 100 MHz TEKTRONIX TDS 3012B 
Oscilloscope 4 Channel TEKTRONIX TDS 540 
Variac 0-280 V,  25 A, 12.1 kVA STACO 2510-3 
Power-stat 0-280 V,  15 A SUPERIOR 1001 
DC Power Supply 0-30 V,  2A TEKTRONIX PS 280 
Power Diode 
Rectifier 
 INVERPOWER P101 DM 
Filter Capacitor  INVERPOWER P106 FC 
Function Generator 11 MHz,  10 V,  2A TEKTRONIX CFG280 
Current Probe  TEKTRONIX TM502A 
Inductor 42.5 mH,  10 A INVERPOWER  
Resistor Module 3 kW INVERPOWER P108 RL 
High Voltage 
Differential Probe 
1300 V / 130 V TEKTRONIX P5200 
Multi-meter, Hand-
held 




 1. Low Voltage/Low Current Tests 
 The input voltage sources for the low voltage/low current tests consisted of two 
TEKTRONIX DC Power Supply units.  Figure 6-2 shows the configuration of the power 
supply units and the CMLC.  One power supply unit was configured to provide ±  30 
VDC to the upper level of the CMLC and the second power supply unit was set-up to 
provide  ± 10 VDC to the lower level of the CMLC.   
     
  
Figure 6-2:  Testing Configuration (Low Voltage/Low Current Condition) 
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The load connected to the CMLC, during the low voltage/low current tests was a  
42.5-mH inductor placed in series with a 60 Ω resistor bank on the resistor module.   To 
match the impedance of the resistor and the inductor 
   3
60






Ω= = ×  = 224.7 Hz,    (6.1)        
was used to determine that the CMLC Digital Logic section must be operated at 224.7 
Hz.   
  a. Single Phase – Low Voltage/Low Current Testing  
  During the low voltage/low current test of CMLC’s Phase ‘A’, ‘B’ and 
‘C’, the current probe was adjusted to 0.5 A/Div and the high voltage differential probe 
was set at 1/500.   Figure 6-3 is an oscilloscope digital image of CMLC Phase ‘A’ output 
voltage waveforms.   One measurement was taken across the output terminals of the 
CMLC (chopped voltage waveform) and the second measurement was taken just across 
the load resistor (solid voltage waveform).     The CMLC zero-to-peak voltage output 
waveform measured as follows:    
 -- 1.52 Divisions x 50.0 mV/Divisions = 75.0 mV   (Actual oscilloscope output)  
 -- 76.0 mV x 500 = 38 V   (Differential amplifier correction)  
The 38 V output compares closely to the maximum voltage (expected) of 40 V as 
calculated in  
 Maximum voltage (expected) =  3E – ( 1E− ) = 4E
2
= 40 volts,                        (6-2) 
where E = 20 V. The difference between expected and actual values is attributed to the 
rated total switching loss of each transistor in the circuit.   This difference in values will 
be present throughout all testing phases.  The expected voltage across the resistor was 
28.3 V as calculated in 








= =  =  0.471 mA,       (6-4) 
and 
  ( )360 0.471 10R load asV R i −= = ×  = 28.28 V.          (6-5) 
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(Note:  The values calculated in Equations (6-4) and (6-5) are r.m.s. magnitudes)  
The zero-to-peak voltage across the resistor (solid voltage waveform) measured as 
follows: 
 -- 1.05 x 50 mV/Div = 52.5 mV (Actual oscilloscope output) 
 -- 52.5 mV x 500 = 26.25 V (Differential amplifier correction) 
The 26.3 V output (actual) compares closely with the expected value of 28.3 V.  Figure 
6-4 is an oscilloscope image of the output current (ias) superimposed against the CMLC 
Output Voltage waveform.   The measured value of the zero-to-peak output current was 
as follows: 
 -- 0.95 Division x 0.5 A/Division = 0.475 mA   
This value compares closely to the expected current output of 0.471 mA.  Table 6-2 
shows the actual and expected values of each voltage and current measurement in Figures 
6-3 and 6-4.    
Table 6-1:  Phase ‘A’ Voltage and Current Measurements 
 Expected Actual 
VCMLC Output 40 V 38 V 
VResistor 28.3 V 26.3 V 




   
Figure 6-3: Phase A Voltage Outputs (Chopped Waveform: Voltage Output of 
CMLC and Solid Waveform: Voltage Across Load Resistor) 
 
  
Figure 6-4:  Phase A Voltage and Current Output (Solid Waveform: Output 
Current and Chopped Waveform:  Voltage Across CMLC Output) 
 
Figures 6-5 thru 6-8 are the oscilloscope images for phases B and C.   Table 6-2 displays 
the results of these measurements.  
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Figure 6-5: Phase B Voltage Outputs (Chopped Waveform: CMLC Output Voltage 
and Solid Waveform: Voltage across Load Resistor) 
 
   
Figure 6-6:  Phase B Voltage and Current Output (Solid Waveform: Output 





   
Figure 6-7: Phase C Voltage Outputs (Chopped Waveform: CMLC Output Voltage 
and Solid Waveform: Voltage Across R) 
 
   
Figure 6-8:  Phase C Voltage and Current Output (Solid Waveform: Current and 
Chopped Waveform: CMLC Output Voltage) 
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Table 6-2:  Voltage/Current Measurements for All Phases 
 Expected Measured 
VCMLC Output (PhA) 40 V 38 V 
VResistor (PhA) 28.3 V 26.3 V 
ias 0.471 mA 0.475 mA 
VCMLC Output(PhB) 40 V 39 V 
VResistor(PhB) 28.3 V 27.5 V 
Ibs 0.471 mA 0.46 mA 
VCMLC Output(PhC) 40 V 37.5 V 
VResistor(PhC) 28.3 V 27.5 V 
Ics 0.471 mA 0.465 mA 
 
  Transient waveforms were evident in the display of the CMLC output 
voltage for each phase.   The transient ‘overshoot’ occurred on the voltage level just prior 
to the maximum and to the minimum voltage levels.   This condition was considered a 
minor problem as it did not significantly disrupt the output current waveform.  The cause 
of this transient effect seems to stem from the digital logic controller algorithm.  This will 
be addressed in Chapter VII as a recommendation for future work on this circuit.       
 
  b. Two Phases – Low Voltage/Low Current Testing 
  The testing of two phases simultaneously at low voltage and  
low current was conducted to ensure that the digital logic switching circuit was 
controlling the CMLC to produce three waveforms with 120º phase difference between 
them. The same testing equipment configuration used during single-phase testing was 
employed here.   For purpose of clarification, the upper levels and lower levels of each 
CMLC phase are connected in parallel. 
  Figures 6-9 and 6-10 are oscilloscope images captured during this two-
phase operation.   Figure 6-9 is the voltage observed across the load resistors of phases 
‘A’ and ‘B.’ To measure the phase difference between the two waveforms, a voltage peak 
from Phase A was centered on the y-axis and the oscilloscope’s vertical cursor was 
placed at the Phase B voltage peak.  The difference between the cursor and the y-axis 
measured 3.0 ms.   The period of the two waveforms averaged at 225 Hz or 4.44 ms, and 
using 
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   3.0 360 243 ,
4.44
φ  ∠ = × =  
o o     (6-6) 
it was determined phases ‘A’ and ‘B’ were 243º out of phase.   The same analysis was 
conducted on the phase ‘A’ and ‘C’ waveforms in Figure 6-10.  It was determined that 
phase ‘C’ was 120.91º out of phase with phase ‘A.’ 
   
Figure 6-9:  Phases A & B:  Output Voltage Across Resistor 
 
   
Figure 6-10:  Phases A & C Output Voltages (Across Resistor) 
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 2. High Voltage Test 
 The objective of the high voltage/ high current test was to operate the CMLC in 
three-phase configuration at a high voltage/high current condition and observe the 
resultant waveforms.   The voltages applied across the upper and lower levels of the 
CMLC were set-up using the variac- and powerstat-voltage sources fed through the 
power rectifier and filter capacitor modules.  The upper voltage was selected to be 270 V 
and the lower level voltage was established at 90 V (one-third the voltage of the upper 
level).    To ensure the load resistor and inductor maintained matching impedance, the 
operating frequency was kept at 224.7 Hz.  With these settings the expected voltage and 
current outputs (across the load resistor) were calculated at 180 V and 2.12 A using 
Equations (6-2) and (6-4) (where E = 90).  
 The TEKTRONIX Four Channel oscilloscope was used to capture the three-phase 
current outputs while in the high voltage/high current condition.   The current probes 
connected to the oscilloscope were adjusted to 1.0 A/Division.  Figure 
6-11 represents a digital image of the oscilloscope current measurements.   This zero-to-
peak voltage was recorded at 178.5 V across the load resistor and the measured current 
was recorded at 2.1 A.    Table 6-4 lists high voltage/high current condition results.  
 
 Table 6-4:  High Voltage/High Current Test Results 
 Expected Measured 
VCMLC 180 V 178.5 V 
Avg. Phase Current 2.12 A 2.10 A 
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Figure 6-11:  Three Phase Current Output with Current Probe @ 1.0 A/DIV 
 Following the prescribed testing plan, the input voltage levels were increased in 
30 V and 10 V (upper and lower levels, respectively) increments to 360 V and 120 V 
(upper and lower levels, respectively).   While the CMLC was in this configuration, an 
electric spark emanated from the upper level of the phase ‘A’ segment of the CMLC and 
the upper level voltage source circuit breaker opened.  The CMLC was then disconnected 
to support troubleshooting in order to find out the cause of the casualty.   The 
troubleshooting revealed a burned-out section on the snubber card of the “T1” power unit 
module.   Figure 6-12 is a digital image of the damaged card.   It appeared that the 
damage was caused by the transistor collector-to-emitter current arcing over to the 
transistor gate path on the circuit card, creating a short and causing the power source 
circuit breaker to open.  Further troubleshooting revealed no apparent damage to the 
circuit.   
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Figure 6-12:  Burned Out Section on T1 Power Unit Snubber Card 
 
D. SUMMARY 
 This chapter outlined the test results on the CMLC found in the laboratory.   The 
following tests were conducted on the CMLC and CMLC components to verify proper 
operation: 
• Power unit module test, 
• Operational Amplifier Power Supply test, 
• Digital Logic Switching Circuit test, 
• CMLC single phase low voltage/low current test, 
• CMLC two phases low voltage/low current test, and 
• CMLC three phase high voltage/high current test. 
In the final chapter, Chapter VII, project conclusions and accomplishments are addressed 




A. SUMMARY OF FINDINGS 
 This research documented the design and construction of a Cascaded Multi-Level 
Converter (CMLC).    The key areas covered in the thesis are: 
• Detailed schematics, 
• Detailed component parts/manufacturer’s lists, 
• Documented component selection, 
• Lab testing to validate design, and 
• Converter layout. 
 
 The CMLC design process began with a component selection for the CMLC 
snubber circuit and gate driver circuit boards.  Components were selected based on 
specifications provided by theoretical calculations and available components.    
Chapter III detailed the component selection process while Chapter IV documented the 
design of the CMLC Power Unit module components and the overall three phase CMLC 
circuit.  Digital pictures were taken of each component built for the CMLC.  Chapter V 
documented the design and testing of the Digital Logic Switching Circuit.  Once 
construction was completed, the CMLC was tested in the power laboratory to ensure all 
components worked in low-voltage and high-voltage conditions. 
 
B. OBSERVATIONS 
 This thesis project was a labor- and time-intensive effort due to the amount of 
construction that was necessary.  The building of the components and the overall circuit 
represented approximately 70% of the entire thesis effort. Table 7-1 shows the 















A considerable amount of time would have been saved by having a CAD-CAM system, 
capable of preparing circuit boards for population, available at NPS.   
 The CMLC hardware proved to be robust and durable.  In order to tap the 
potential effectiveness of this converter topology, the digital logic controlling algorithm 
requires further research and refinement.   This improvement should eliminate the present 
transient ‘glitches’ present in the current operation of the converter.    
 Further investigation into the casualty incurred during the post-testing high 
voltage operation revealed a design improvement that is needed to ensure reliable 
operation in future CMLC testing.   The snubber circuit card layout needs to be 
redesigned in such a manner to ensure that the transistor gate region is moved further 
away from the transistor collector-to-emitter current region.             
 
TASK TIME 
-- Build Snubber Circuit Card. 3.0 Hrs 
-- Build Gate Driver Circuit Card 5.0 Hrs 
-- Assemble Power Unit Module 1.0 Hrs  
Assemble 24 Power Unit Modules   216.0 Hrs 
  
-- Assemble CMLC Phase (8 Power Unit 
Modules/Phase) 
8.0 Hrs 
Assemble  3 CMLC Phases   24.0 Hrs 
  
-- Build Operational Amplifier Power Supply 8.0 Hrs 
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C. FUTURE WORK 
 With CMLC technology offering high power conversion with reduced current 
waveform harmonics, continued research in dc-ac converters is vital for the future of 
naval ship electrical systems.  Many issues still must be addressed in this design area.  
Possible areas for future research include: 
• Development of Space Vector Modulation Switching Circuit, 
• Development of Sine-Triangle Pulse Width Modulation Switching Circuit, 
• Comparison of switching techniques,  
• Use of CMLC in analysis of propulsion shaft transient noise,  and 
• The construction of a reduced-scale IPS at NPS to facilitate additional 
student thesis projects. 
 
 With IPS selected for DD(X), it is critical for research to continue in this area.  
DC-AC converters are an integral part of any electrical distribution system and the Navy 
must continue with research in this area to ensure successful and reliable systems are 
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APENDIX A. DATA SHEETS 
 
 Appendix A contains data sheets for all the major components used to construct 
the operational amplifier power supply and the Cascaded Multi-Level Converter. 
 



































































D.  SWITCHMODE/HIGH FREQUENCY GATE DRIVER TRANSFORMER 
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APENDIX B.  MATLAB AND ABEL CODE 
 
 Appendix B contains written MATLAB code for the analysis of the power supply 
op-amp frequency response and it contains the ABEL code written for the programming 
of the digital logic controller devices.    
 
A.  POWER SUPPLY OP-AMP FREQUENCY RESPONSE CODE 
 
 1. PowerSupplyOPAmp.m  
 
% Power Supply 80W Op-Amp (LM12cl) 
% This program is written to verify the frequency response of the  
% LM12CL. 
 
% ID Parts and their parameters 
 
Rf = 3300; % Ohms 
R1 = 1100; % Ohms 
C1 = 1.5e-9; % Farads 
 
% DC Gain of power supply 
 
GainDC = 1 + (Rf/R1); 
 
% AC Gain of power supply 
 
num = [(Rf*R1*C1) (Rf+R1)]; 
den = [(Rf*R1*C1) (R1)]; 
 




SysPole = pole(TransFunc) 
SysZero = zero(TransFunc) 
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B. DIGITAL LOGIC CONTROL ABEL CODE 
 
 1.  PwrFaze1.abl  
 





    PwrFaze1                 DEVICE  'P18CV8'                ; 
 
"input pins 
    A,B,C                   PIN     2,3,4                    ; 
    D,E,F                   PIN     5,6,7                    ; 
 
"output pins 
    s,u,w,y                 PIN     12,14,16,18              ; 




    Kntr        =           [A,B,C,D,E,F];      "set of inputs 
    KnvrtrOut   =           [s,u,w,y];          "set of outputs 
    H,L,X       =           1,0,.X.;            "rename constants 
    ANYINPUT    =           [X,X,X,X,X,X]; 
    ANYOUTPUT   =           [X,X,X,X]; 
 
TRUTH_TABLE     ( [  Kntr  ] -> KnvrtrOut ) 
                  [    0   ] -> ^b0101 ;  
                  [    1   ] -> ^b0101 ;  
                  [    2   ] -> ^b0101 ;  
                  [    3   ] -> ^b0101 ;  
                  [    4   ] -> ^b0101 ;  
                  [    5   ] -> ^b0101 ;  
                  [    6   ] -> ^b0101 ;  
                  [    7   ] -> ^b0101 ;  
                  [    8   ] -> ^b0101 ;  
 
                    [    9   ] ->   ^b0101 ; "5 
                    [   10   ] ->   ^b0111 ; "7 
                    [   11   ] ->   ^b0111 ; "7 
                    [   12   ] ->   ^b0001 ; "1 
                    [   13   ] ->   ^b0001 ; "1 
                    [   14   ] ->   ^b0000 ; "0 
 
                  [   15   ] -> ^b0101 ;  
                  [   16   ] -> ^b0101 ;  
 
                    [   17   ] ->   ^b0001 ; "1 
                    [   18   ] ->   ^b0001 ; "1 
                    [   19   ] ->   ^b0001 ; "1 
                    [   20   ] ->   ^b0111 ; "7 
                    [   21   ] ->   ^b0111 ; "7 
                    [   22   ] ->   ^b0000 ; "0 
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                  [   23   ] -> ^b0101 ;  
                  [   24   ] -> ^b0101 ;  
 
                    [   25   ] ->   ^b0001 ; "1 
                    [   26   ] ->   ^b0011 ; "3 
                    [   27   ] ->   ^b0011 ; "3 
                    [   28   ] ->   ^b0011 ; "3 
                    [   29   ] ->   ^b0011 ; "3 
                    [   30   ] ->   ^b0011 ; "3 
 
                  [   31   ] -> ^b0101 ;   
                  [   32   ] -> ^b0101 ;  
 
                    [   33   ] ->   ^b1101 ; "d 
                    [   34   ] ->   ^b1100 ; "c 
                    [   35   ] ->   ^b1100 ; "c 
                    [   36   ] ->   ^b1100 ; "c 
                    [   37   ] ->   ^b1100 ; "c 
                    [   38   ] ->   ^b1100 ; "c 
 
                  [   39   ] -> ^b0101 ;  
                  [   40   ] -> ^b0101 ;  
 
                    [   41   ] ->   ^b1101 ; "d 
                    [   42   ] ->   ^b1101 ; "d 
                    [   43   ] ->   ^b1101 ; "d 
                    [   44   ] ->   ^b0100 ; "4 
                    [   45   ] ->   ^b0100 ; "4 
                    [   46   ] ->   ^b1111 ; "f 
 
                  [   47   ] -> ^b0101 ;  
                  [   48   ] -> ^b0101 ;  
 
                    [   49   ] ->   ^b0101 ; "5 
                    [   50   ] ->   ^b0100 ; "4 
                    [   51   ] ->   ^b0100 ; "4 
                    [   52   ] ->   ^b1101 ; "d 
                    [   53   ] ->   ^b1101 ; "d 
                    [   54   ] ->   ^b1111 ; "f 
 
                  [   55   ] -> ^b0101 ;  
                  [   56   ] -> ^b0101 ;  
                  [   57   ] -> ^b0101 ;  
                  [   58   ] -> ^b0101 ;  
                  [   59   ] -> ^b0101 ;  
                  [   60   ] -> ^b0101 ;  
                  [   61   ] -> ^b0101 ;  
                  [   62   ] -> ^b0101 ;  







TEST_VECTORS    ( [ A,B,C,D,E,F ] -> [ s,u,w,y ] ) 
 
                  [ 0,0,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,0,1,0,0,1 ] -> [ 0, 1, 0, 1 ]; "5 
                      [ 0,0,1,0,1,0 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,0,1,0,1,1 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,0,1,1,0,0 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,0,1,1,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,0,1,1,1,0 ] -> [ 0, 0, 0, 0 ]; "0 
                       
                  [ 0,0,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,1,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,1,0,0,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
 
                      [ 0,1,0,0,1,0 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,1,0,0,1,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,1,0,1,0,0 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,1,0,1,0,1 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,1,0,1,1,0 ] -> [ 0, 0, 0, 0 ]; "0 
 
                  [ 0,1,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,1,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,1,1,0,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,1,1,0,1,0 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 0,1,1,0,1,1 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 0,1,1,1,0,0 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 0,1,1,1,0,1 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 0,1,1,1,1,0 ] -> [ 0, 0, 1, 1 ]; "3 
 
                  [ 0,1,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,0,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 1,0,0,0,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,0,0,0,1,0 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 1,0,0,0,1,1 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 1,0,0,1,0,0 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 1,0,0,1,0,1 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 1,0,0,1,1,0 ] -> [ 1, 1, 0, 0 ]; "c 
 
                  [ 1,0,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  




                      [ 1,0,1,0,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,0,1,0,1,0 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,0,1,0,1,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,0,1,1,0,0 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,0,1,1,0,1 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,0,1,1,1,0 ] -> [ 1, 1, 1, 1 ]; "f 
 
                  [ 1,0,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 1,1,0,0,0,1 ] -> [ 0, 1, 0, 1 ]; "5 
                      [ 1,1,0,0,1,0 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,1,0,0,1,1 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,1,0,1,0,0 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,1,0,1,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,1,0,1,1,0 ] -> [ 1, 1, 1, 1 ]; "f 
 
                  [ 1,1,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,1,0 ] -> [ 0, 1, 0, 1 ];  





  2. PwrFaze2.abl 
 





    PwrFaze2                DEVICE  'P18CV8'                ; 
 
"input pins 
    A,B,C                   PIN     2,3,4                    ; 
    D,E,F                   PIN     5,6,7                    ; 
 
"output pins 
    s,u,w,y                 PIN     12,14,16,18              ; 




    Kntr        =           [A,B,C,D,E,F];      "set of inputs 
    KnvrtrOut   =           [s,u,w,y];          "set of outputs 
    H,L,X       =           1,0,.X.;            "rename constants 
    ANYINPUT    =           [X,X,X,X,X,X]; 
    ANYOUTPUT   =           [X,X,X,X]; 
 
TRUTH_TABLE     ( [  Kntr  ] -> KnvrtrOut ) 
                  [    0   ] -> ^b0101 ;  
                  [    1   ] -> ^b0101 ;  
                  [    2   ] -> ^b0101 ;  
                  [    3   ] -> ^b0101 ;  
                  [    4   ] -> ^b0101 ;  
                  [    5   ] -> ^b0101 ;  
                  [    6   ] -> ^b0101 ;  
                  [    7   ] -> ^b0101 ;  
                  [    8   ] -> ^b0101 ;  
 
                    [    9   ] ->   ^b1101 ; "d 
                    [   10   ] ->   ^b1100 ; "c 
                    [   11   ] ->   ^b1100 ; "c 
                    [   12   ] ->   ^b1100 ; "c 
                    [   13   ] ->   ^b1100 ; "c 
                    [   14   ] ->   ^b1100 ; "c 
 
                  [   15   ] -> ^b0101 ;  
                  [   16   ] -> ^b0101 ;  
 
                    [   17   ] ->   ^b0101 ; "5 
                    [   18   ] ->   ^b0111 ; "7 
                    [   19   ] ->   ^b0111 ; "7 
                    [   20   ] ->   ^b0001 ; "1 
                    [   21   ] ->   ^b0001 ; "1 
                    [   22   ] ->   ^b0000 ; "0 
 
                  [   23   ] -> ^b0101 ;  
                  [   24   ] -> ^b0101 ;  
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                    [   25   ] ->   ^b1101 ; "d 
                    [   26   ] ->   ^b1101 ; "d 
                    [   27   ] ->   ^b1101 ; "d 
                    [   28   ] ->   ^b0100 ; "4 
                    [   29   ] ->   ^b0100 ; "4 
                    [   30   ] ->   ^b1111 ; "f 
 
                  [   31   ] -> ^b0101 ;   
                  [   32   ] -> ^b0101 ;  
 
                    [   33   ] ->   ^b0001 ; "1 
                    [   34   ] ->   ^b0001 ; "1 
                    [   35   ] ->   ^b0001 ; "1 
                    [   36   ] ->   ^b0111 ; "7 
                    [   37   ] ->   ^b0111 ; "7 
                    [   38   ] ->   ^b0000 ; "0 
 
                  [   39   ] -> ^b0101 ;  
                  [   40   ] -> ^b0101 ;  
 
                    [   41   ] ->   ^b0101 ; "5 
                    [   42   ] ->   ^b0100 ; "4 
                    [   43   ] ->   ^b0100 ; "4 
                    [   44   ] ->   ^b1101 ; "d 
                    [   45   ] ->   ^b1101 ; "d 
                    [   46   ] ->   ^b1111 ; "f 
 
                  [   47   ] -> ^b0101 ;  
                  [   48   ] -> ^b0101 ;  
 
                    [   49   ] ->   ^b0001 ; "1 
                    [   50   ] ->   ^b0011 ; "3 
                    [   51   ] ->   ^b0011 ; "3 
                    [   52   ] ->   ^b0011 ; "3 
                    [   53   ] ->   ^b0011 ; "3 
                    [   54   ] ->   ^b0011 ; "3 
 
                  [   55   ] -> ^b0101 ;  
                  [   56   ] -> ^b0101 ;  
                  [   57   ] -> ^b0101 ;  
                  [   58   ] -> ^b0101 ;  
                  [   59   ] -> ^b0101 ;  
                  [   60   ] -> ^b0101 ;  
                  [   61   ] -> ^b0101 ;  
                  [   62   ] -> ^b0101 ;  





TEST_VECTORS    ( [ A,B,C,D,E,F ] -> [ s,u,w,y ] ) 
 
                  [ 0,0,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,0,1,0,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 0,0,1,0,1,0 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,0,1,0,1,1 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,0,1,1,0,0 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,0,1,1,0,1 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,0,1,1,1,0 ] -> [ 1, 1, 0, 0 ]; "c 
                       
                  [ 0,0,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,1,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,1,0,0,0,1 ] -> [ 0, 1, 0, 1 ]; "5 
                      [ 0,1,0,0,1,0 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,1,0,0,1,1 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,1,0,1,0,0 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,1,0,1,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,1,0,1,1,0 ] -> [ 0, 0, 0, 0 ]; "0 
 
                  [ 0,1,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,1,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,1,1,0,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 0,1,1,0,1,0 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 0,1,1,0,1,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 0,1,1,1,0,0 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 0,1,1,1,0,1 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 0,1,1,1,1,0 ] -> [ 1, 1, 1, 1 ]; "f 
 
                  [ 0,1,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,0,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 1,0,0,0,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 1,0,0,0,1,0 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 1,0,0,0,1,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 1,0,0,1,0,0 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 1,0,0,1,0,1 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 1,0,0,1,1,0 ] -> [ 0, 0, 0, 0 ]; "0 
 
                  [ 1,0,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,0,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
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                      [ 1,0,1,0,0,1 ] -> [ 0, 1, 0, 1 ]; "5 
                      [ 1,0,1,0,1,0 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,0,1,0,1,1 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,0,1,1,0,0 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,0,1,1,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,0,1,1,1,0 ] -> [ 1, 1, 1, 1 ]; "f 
 
                  [ 1,0,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 1,1,0,0,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 1,1,0,0,1,0 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 1,1,0,0,1,1 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 1,1,0,1,0,0 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 1,1,0,1,0,1 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 1,1,0,1,1,0 ] -> [ 0, 0, 1, 1 ]; "3 
 
                  [ 1,1,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,1,0 ] -> [ 0, 1, 0, 1 ];  





  3. PwrFaze3.abl 
 





    PwrFaze3                DEVICE  'P18CV8'                 ; 
 
"input pins 
    A,B,C                   PIN     2,3,4                    ; 
    D,E,F                   PIN     5,6,7                    ; 
 
"output pins 
    s,u,w,y                 PIN     12,14,16,18              ; 




    Kntr        =           [A,B,C,D,E,F];      "set of inputs 
    KnvrtrOut   =           [s,u,w,y];          "set of outputs 
    H,L,X       =           1,0,.X.;            "rename constants 
    ANYINPUT    =           [X,X,X,X,X,X]; 
    ANYOUTPUT   =           [X,X,X,X]; 
 
TRUTH_TABLE     ( [  Kntr  ] -> KnvrtrOut ) 
                  [    0   ] -> ^b0101 ;  
                  [    1   ] -> ^b0101 ;  
                  [    2   ] -> ^b0101 ;  
                  [    3   ] -> ^b0101 ;  
                  [    4   ] -> ^b0101 ;  
                  [    5   ] -> ^b0101 ;  
                  [    6   ] -> ^b0101 ;  
                  [    7   ] -> ^b0101 ;  
                  [    8   ] -> ^b0101 ;  
 
                    [    9   ] ->   ^b0001 ; "1 
                    [   10   ] ->   ^b0001 ; "1 
                    [   11   ] ->   ^b0001 ; "1 
                    [   12   ] ->   ^b0111 ; "7 
                    [   13   ] ->   ^b0111 ; "7 
                    [   14   ] ->   ^b0000 ; "0 
 
                  [   15   ] -> ^b0101 ;  
                  [   16   ] -> ^b0101 ;  
 
                    [   17   ] ->   ^b1101 ; "d 
                    [   18   ] ->   ^b1100 ; "c 
                    [   19   ] ->   ^b1100 ; "c 
                    [   20   ] ->   ^b1100 ; "c 
                    [   21   ] ->   ^b1100 ; "c 
                    [   22   ] ->   ^b1100 ; "c 
 
                  [   23   ] -> ^b0101 ;  
                  [   24   ] -> ^b0101 ;  
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                    [   25   ] ->   ^b0101 ; "5 
                    [   26   ] ->   ^b0100 ; "4 
                    [   27   ] ->   ^b0100 ; "4 
                    [   28   ] ->   ^b1101 ; "d 
                    [   29   ] ->   ^b1101 ; "d 
                    [   30   ] ->   ^b1111 ; "f 
 
                  [   31   ] -> ^b0101 ;   
                  [   32   ] -> ^b0101 ;  
 
                    [   33   ] ->   ^b0101 ; "5 
                    [   34   ] ->   ^b0111 ; "7 
                    [   35   ] ->   ^b0111 ; "7 
                    [   36   ] ->   ^b0001 ; "1 
                    [   37   ] ->   ^b0001 ; "1 
                    [   38   ] ->   ^b0000 ; "0 
 
                  [   39   ] -> ^b0101 ;  
                  [   40   ] -> ^b0101 ;  
 
                    [   41   ] ->   ^b0001 ; "1 
                    [   42   ] ->   ^b0011 ; "3 
                    [   43   ] ->   ^b0011 ; "3 
                    [   44   ] ->   ^b0011 ; "3 
                    [   45   ] ->   ^b0011 ; "3 
                    [   46   ] ->   ^b0011 ; "3 
 
                  [   47   ] -> ^b0101 ;  
                  [   48   ] -> ^b0101 ;  
 
                    [   49   ] ->   ^b1101 ; "d 
                    [   50   ] ->   ^b1101 ; "d 
                    [   51   ] ->   ^b1101 ; "d 
                    [   52   ] ->   ^b0100 ; "4 
                    [   53   ] ->   ^b0100 ; "4 
                    [   54   ] ->   ^b1111 ; "f 
 
                  [   55   ] -> ^b0101 ;  
                  [   56   ] -> ^b0101 ;  
                  [   57   ] -> ^b0101 ;  
                  [   58   ] -> ^b0101 ;  
                  [   59   ] -> ^b0101 ;  
                  [   60   ] -> ^b0101 ;  
                  [   61   ] -> ^b0101 ;  
                  [   62   ] -> ^b0101 ;  





TEST_VECTORS    ( [ A,B,C,D,E,F ] -> [ s,u,w,y ] ) 
 
                  [ 0,0,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,0,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,0,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,0,1,0,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,0,1,0,1,0 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,0,1,0,1,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 0,0,1,1,0,0 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,0,1,1,0,1 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 0,0,1,1,1,0 ] -> [ 0, 0, 0, 0 ]; "0 
 
                  [ 0,0,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,1,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,1,0,0,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 0,1,0,0,1,0 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,1,0,0,1,1 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,1,0,1,0,0 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,1,0,1,0,1 ] -> [ 1, 1, 0, 0 ]; "c 
                      [ 0,1,0,1,1,0 ] -> [ 1, 1, 0, 0 ]; "c 
 
                  [ 0,1,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 0,1,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 0,1,1,0,0,1 ] -> [ 0, 1, 0, 1 ]; "5 
                      [ 0,1,1,0,1,0 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 0,1,1,0,1,1 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 0,1,1,1,0,0 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 0,1,1,1,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 0,1,1,1,1,0 ] -> [ 1, 1, 1, 1 ]; "f 
 
                  [ 0,1,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,0,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 1,0,0,0,0,1 ] -> [ 0, 1, 0, 1 ]; "5 
                      [ 1,0,0,0,1,0 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 1,0,0,0,1,1 ] -> [ 0, 1, 1, 1 ]; "7 
                      [ 1,0,0,1,0,0 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 1,0,0,1,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 1,0,0,1,1,0 ] -> [ 0, 0, 0, 0 ]; "0 
 
                  [ 1,0,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,0,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 1,0,1,0,0,1 ] -> [ 0, 0, 0, 1 ]; "1 
                      [ 1,0,1,0,1,0 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 1,0,1,0,1,1 ] -> [ 0, 0, 1, 1 ]; "3 
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                      [ 1,0,1,1,0,0 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 1,0,1,1,0,1 ] -> [ 0, 0, 1, 1 ]; "3 
                      [ 1,0,1,1,1,0 ] -> [ 0, 0, 1, 1 ]; "3 
 
                  [ 1,0,1,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,0,0,0,0 ] -> [ 0, 1, 0, 1 ];  
 
                      [ 1,1,0,0,0,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,1,0,0,1,0 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,1,0,0,1,1 ] -> [ 1, 1, 0, 1 ]; "d 
                      [ 1,1,0,1,0,0 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,1,0,1,0,1 ] -> [ 0, 1, 0, 0 ]; "4 
                      [ 1,1,0,1,1,0 ] -> [ 1, 1, 1, 1 ]; "f 
 
                  [ 1,1,0,1,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,1,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,0,1,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,0,0 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,0,1 ] -> [ 0, 1, 0, 1 ];  
                  [ 1,1,1,1,1,0 ] -> [ 0, 1, 0, 1 ];  





  4. MOD6KNTR.ABL 
 






    MOD6KNTR                DEVICE  'P18CV8'                        ; 
 
"input pins 
    CLOCK,COUNT             PIN     1,2                             ; 
 
    " output pins 
 
    x0,y0,z0,x1,y1,z1       PIN     19,18,17,16,15,14               ; 
    x0,y0,z0,x1,y1,z1       IsType  'feed_reg,reg_d,pos'            ; 
 
EQUATIONS 
    x1 := !COUNT&x1 # COUNT&!z1&(x1#y1)                              ; 
    y1 := !COUNT&y1 # COUNT&!x1                                      ; 
    z1 := !COUNT&z1 # COUNT&!y1                                      ; 
    x0 := x0&(!COUNT#!(x1&!y1&z1)) # !z0&COUNT&(x1&!y1&z1)&(x0#y0)   ; 
    y0 := y0&(!COUNT#!(x1&!y1&z1)) # !x0&COUNT&(x1&!y1&z1)           ; 
    z0 := z0&(!COUNT#!(x1&!y1&z1)) # !y0&COUNT&(x1&!y1&z1)           ; 
 
TEST_VECTORS    ( [ CLOCK,COUNT ] -> [ x0,y0,z0,x1,y1,z1 ] ) 
                  [  .C. ,  1   ] -> [  0, 0, 0, 0, 1, 1 ]          ; 
                  [  .C. ,  1   ] -> [  0, 0, 0, 0, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 0, 0, 1, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 0, 0, 1, 0, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 0, 0, 1, 0, 1 ]          ;  
 
                  [  .C. ,  1   ] -> [  0, 1, 1, 0, 0, 1 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 1, 0, 1, 1 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 1, 0, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 1, 1, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 1, 1, 0, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 1, 1, 0, 1 ]          ;  
 
                  [  .C. ,  1   ] -> [  0, 1, 0, 0, 0, 1 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 0, 0, 1, 1 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 0, 0, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 0, 1, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 0, 1, 0, 0 ]          ;  
                  [  .C. ,  1   ] -> [  0, 1, 0, 1, 0, 1 ]          ;  
 
                  [  .C. ,  1   ] -> [  1, 1, 0, 0, 0, 1 ]          ;  
                  [  .C. ,  1   ] -> [  1, 1, 0, 0, 1, 1 ]          ;  
                  [  .C. ,  1   ] -> [  1, 1, 0, 0, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 1, 0, 1, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 1, 0, 1, 0, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 1, 0, 1, 0, 1 ]          ;  
 
                  [  .C. ,  1   ] -> [  1, 0, 0, 0, 0, 1 ]          ;  
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                  [  .C. ,  1   ] -> [  1, 0, 0, 0, 1, 1 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 0, 0, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 0, 1, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 0, 1, 0, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 0, 1, 0, 1 ]          ;  
 
                  [  .C. ,  1   ] -> [  1, 0, 1, 0, 0, 1 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 1, 0, 1, 1 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 1, 0, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 1, 1, 1, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 1, 1, 0, 0 ]          ;  
                  [  .C. ,  1   ] -> [  1, 0, 1, 1, 0, 1 ]          ;  
 
                  [  .C. ,  1   ] -> [  0, 0, 1, 0, 0, 1 ]          ;  












































APENDIX C. PARTS LIST 
 
 Appendix C contains the part lists for the Power Supply Op-Amp circuit, Gate-
Driver circuit, the IGBT and Snubber circuit and for the power unit and converter.   
 
A. POWER SUPPLY OP-AMP CIRCUIT PARTS LIST 
 
 
Part Name Part Number Value Qty 
Operational Amplifier LM12CL 80 kW 1 
Resistor -- 1.1 kΩ 1 
Resistor -- 3.3 kΩ 1 
Resistor -- 50 Ω 1 
Resistor -- 2.2 Ω 1 
Capacitor P6710 2200 µF 2 
Capacitor -- 1.5 nF 1 
Diode UF1003 -- 2 
Heat Sink Type 341K -- 2 
Connector, Banana Plug -- -- 2 
Connector, BNC -- -- 2 
 
 
B. GATE DRIVER CIRCUIT CARD PARTS LIST 
 
Part Name Part Number Value Qty 
8-Dip PhotoCoupler IGBT TLP250-ND -- 1 
Gate Driver Transformer GDE 25-2 0.650 Ω 1 
Diode, Rectifier 1N4148MSCT 0.15 A 6 
Capacitor P4966 1.0 µF 1 
Capacitor -- 1.0 µF 4 
Resistor -- 360 Ω 1 
Resistor -- 5 Ω 1 
Connector, BNC -- -- 1 
Connector, 2 Slot -- -- 1 
 
 
C. IGBT AND SNUBBER CIRCUIT CARD PARTS LIST 
 
Part Name Part Number Value Qty 
IGBT IRG4PH50KD 25 A 1 
Diode, HEXFRED HFA25PB60 25 A 1 
Resistor TBH25P10R0J 10 Ω 1 
Capacitor P3512 0.018 µF 1 
Diode, Zener 1N4744DICT 15V 2 
Connector, 3 Slot -- -- 1 
Connector, 2 Slot -- -- 1 




D. POWER UNIT PARTS LIST 
 
Part Name/Component Part Number Value Qty 
Gate Driver Circuit Card -- -- 1 
IGBT/Snubber Circuit Card -- -- 1 
Posts,  Metal -- -- 2 
Heat Sink Type 641K -- 1 
 
 
E. CONVERTER PARTS LIST (ONE PHASE) 
 
Part Name/Component Part Number Value Qty 
Power Unit -- -- 8 
Capacitor CGH102T450V3L 1000 µF 4 
Power Diode PRX-N16AA2 -- 4 
Capacitor -- 22 µF 4 
Conduit, Copper -- cm 24 
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